I. INTRODUCTION
F LOATING trap and floating gate memories are scaled down continually as the density of flash memory devices is increased. This has led to thinner tunneling oxides on one hand and exploration of novel memory structures such as phase change, ferroelectric, and magnetic random access memories [1] - [3] . In the floating trap silicon-oxide-nitrideoxide-silicon memory devices, the charge is stored in traps in the Si 3 N 4 or at the SiON-SiO 2 interface [4] . Floating trap memories using natural traps of nitride layer as the storage medium have their limitations in terms of operating voltages and speeds in scaled-down structures. The major advantage of cladded quantum dot memory devices over the conventional floating gate nonvolatile memory devices is reduced leakage path from trap in SiN floating gate layer in the vicinity of tunnel dielectric. Here, the leakage takes place from a single or multiple discrete charge storage node(s). Quantum dot nonvolatile memories have discrete quantum dots embedded within the gate dielectric and thereby significantly reducing the charge leakage as shown in Fig. 1(a) [5] - [7] . Floating nanocrystal dots were formed by deposition of a thin poly Si layer on tunnel oxide which upon phase separation leads to the formation of nano-Si islands. This is followed by deposition of control insulator which isolates the dots from each other. However, this process does produce isolated dots, resulting in the reduction of charge storage capability due to the need to produce discrete charge storage medium. A number of fabrication techniques have since been reported to form floating quantum dot gate memory structures. They include low pressure CVD [8] , ion implantation of silicon or germanium [9] and tin or lead particles [10] into SiO 2 , CVD of silicon nanocrystals on oxidized silicon substrate [11] , aerosol deposition [12] , and using two layers of quantum-dot-gate [13] . In contrast to published nanocrystal memory structures [5] - [7] shown in Fig. 1(a) , Fig. 1(b) and (c) shows our approach in which quantum dot gate comprises SiO x -cladded silicon quantum dots forming the floating gate memory [14] , [15] . The electrical insulation provided by the SiO x cladding layer reduces lateral dot-to-dot charge conduction in the floating gate layer. This allows improved dot uniformity and higher density resulting in higher charge storage.
II. SYNTHESIS AND SELF-ASSEMBLY OF CLADDED SILICON QUANTUM DOTS
Silicon nanoparticles were synthesized by ball-milling of polycrystalline silicon powder, with an average particle size (APS) of a silicon powder of 1.8 μm and 99.97% purity, obtained from Alfa Aesar. The high-energy ball-milling was performed in a Spec 8000 shaker mill inside a glove box to maintain an inert nitrogen atmosphere during milling. Dynamic light scattering (DLS) was utilized to determine the mean particle size and distribution of the nanoparticles with the help of Nicomp 370 submicron particle sizer from Particle Sizing Systems Inc. The measurement range of NICOMP 370 DLS Particle Sizing System is 0.003 μm (3 nm) to 5 μm.
Nanomilled silicon powder thus after ball-milling had an APS of 40 nm as shown in histogram B of Fig. 2 . The size of the SiO x -Si nanoparticles was further reduced by chemical surface modification with oxidative and silicon dioxide etching agents in cycles to achieve an APS of 12 nm (as shown in histogram A of Fig. 2 ) and then a further size reduction with oxidative and silicon dioxide etching agents in cycles to attain 3-D confinement to form quantum dots with APS less than 6 nm [16] as shown in the histogram of Fig. 3 and the transmission electron microscope (TEM) in Fig. 1(c) . It is critical to maintain an optimum pH of the suspension of SiO xcladded Si quantum dots between 5 and 5.5 to ensure that the QDs are positively charged [17] .
Self-assembly on patterned silicon substrate involves immersion of the substrate in SiO x -Si suspension. Intrinsically positive charged SiO x -cladded silicon quantum dots self-assemble only on the p-type regions of silicon substrate that host negative charges [18] . To demonstrate the site-specific self-assembly of SiO x -cladded Si QDs, n+ implantation regions separated by about 200 nm were formed on p-type silicon substrate with the process flow as shown in Fig. 4. Fig. 4 shows the process flow to create n+ implant tubs separated by about 200 nm on p-type silicon substrate. Site-specific self-assembly of SiO x -Si QDs is demonstrated on 100 nm p-regions as shown in Figs. 5 and 6 that are AFM images of SiO x -Si QDs on p-regions only which are separated by n+ implantation regions. 
III. FABRICATION
Long-channel SiO x -cladded Si (SiO x -Si) quantum longchannel SiO x -cladded Si (SiO x -Si) quantum dot gate nonvolatile memory (QDNVM) devices, schematically shown in Fig. 1(b) , have been fabricated on a (100) and a 10 -cm p-type silicon wafer. The n+ source and drain regions are obtained by constant-source diffusion of phosphorus in a furnace operating at 1000°C for 5 min. After opening the gate window, to remove plasma damage and to obtain a clean surface, 5 nm of thermal oxide was grown by dry oxidation at 900°C and etched only in the gate area with buffered HF (10:1). An ultrathin tunnel oxide is grown by thermal oxidation at 900°C for 4 min. Next, a layer of SiO x -Si QDs with a 4 nm silicon core and 1-2 nm silicon oxide cladding was site-specifically self-assembled on the channel region over the tunnel oxide for 90 s. The synthesis and self-assembly is described in detail in the next section. The average size of Si quantum dots was ∼6 nm and the cladding thickness was 1-2 nm [a TEM micrograph taken on a grid is shown in Fig. 1(c) ]. The dimensions could also be obtained from the ratio of SiO x cladding to Si core which is of the order of 0.8 from the X-ray photoelectron spectroscopy as per [17] . The sample was then annealed in argon ambience at 750°C for 10 min. Then a 7 nm silicon nitride layer as control dielectric was deposited by plasma-enhanced CVD at 250°C and a forward RF power of 250 W for 20 s with 98% silane and 20% ammonia. A TEM cross section of two-layer SiO x -cladded Si QDs, self-assembled on the tunnel oxide region of the QDNVM device is shown in Fig. 7 .
IV. ELECTRICAL CHARACTERISTICS
The devices are tested using HP 4156A with a pulse generator. The devices are programmed by channel hot electron injection employing 10 V pulses of durations varying from 1 to 10 μs on a QDNVM device (W/L = 10/5 μm), having a gate voltage of 6 V and source grounded, resulted in a threshold shifts greater than 0.5 V. Fig. 8 shows the I D -V G characteristics of a long channel floating SiO x -Si quantum dot gate device. The device parameters are listed in Table I . Fig. 9 shows the I D -V D characteristics with and without stress. The reduction in the current after writing/programming is noteworthy. Further, the increase in programming time to 1 ms, with the same biases, resulted in threshold voltage shift greater than 1.25 V as shown in retention studies of Fig. 10 , which were carried out at room temperature. Our preliminary measurements of data retention at room temperature are presented in Fig. 10(a) . We have found that the devices maintain charge at the floating gate for a period of over 1 year. QDNVM devices exhibit high retention with the threshold voltage dropping by less than 0.1 V for 10 5 s, whereas the threshold voltages for reference nonvolatile memory devices drop by 50% in 10 5 s [9] . The retention time is higher due to reduced tunneling time from SiO 2 cladded Si quantum dots in the floating gate versus Si 3 N 4 cladded Si quantum dots. Fig. 10(b) compares the tunneling time characteristics. In Fig. 10(b) , solid line is for Si 3 N 4 cladded Si quantum dots and dashed line is for SiO 2 cladded Si quantum dots. A tunneling time is reduced by more than three times will significantly enhance the retention. It is also noted that in self-organized quantum dots with Si 3 N 4 claddings, the nonuniformity will result in even lower retention time and increased charge leakage.
CV characteristics in Fig. 11 were measured on a quantum dot metal oxide semiconductor (QDMOS) sample. The schematic of the QDMOS sample is shown in Fig. 11(a) . The QDMOS device was programmed by direct tunneling to demonstrate the dependence of the flat-band voltage shift ( V F B ) with stresses of a duration of 0.1 ms with various biases applied at the gate as shown in Fig. 11(b) . There was no noticeable hysteresis observed in capacitance-voltage (CV) measurements in MOS control samples without QD gate [ Fig. 11 (c)] , showing the integrity of our processing. As a result, we attribute shift to charge stored on floating QDs in the gate region.
In order to illustrate that it is easy to integrate the fabricated device with other electronic devices on the simulation platform, the simulation current-voltage characteristics are obtained using the BSIM model [19] , [20] . Device parameters such as doping, oxide control thickness, oxide tunneling thickness, dot density, and dot diameter are used to determine some BSIM parameters. The variation of the drain-source current as a function of the drain voltage before stress "erase" state (without any charge on the floating quantum dot gate) compared with the characteristic after stress "erase" state (with charges stored on the floating QD gate) is shown in the plots of Fig. 12 . For a given drain voltage, the drain current is significantly lower with charge on floating QD than without any charge on the floating QD gate due to the change of the threshold voltage of the device after stress due to the effect of the dot charges that reduce the drain-source current. For instance, I DS decreases from 0.7 to 0.45 mA at a drain voltage of 3 V after storing charge on floating QD gate.
A brief comparison of relevant parameters of various nanocrystalline memory devices has been compared in Table II . It shows that the proposed device exhibits long retention time (more than 10 years) and a threshold voltage shift ( V t ) of 0.75 V with the smallest area (W/L). Increased data retention time is attributed to the SiO x cladding which has also been corroborated by quantum modeling in the next section. The increase in memory window is attributed to Transfer of electrons to the quantum dot in the gate layer at V g = 0.75 V from the inversion channel.
the capability of dense packing of SiO x -Si QDs due to the presence of SiO x cladding.
V. QUANTUM MODELING
The memory structure is modeled using the band diagram shown reported by our technique in [21] with the difference that our dots are cladded. Here, the quantum dot memory
where V T 0 is the transistor threshold voltage of QDNVM device without charge on the quantum dots (before stress), t w is the duration of the stress pulse, A is the quantum dot capture area, and C is the capacitance between the control gate and the quantum dots. The current per unit area ( j (t)) flowing during the charging time (t w ) of the quantum dot floating gate while performing the write or program operation which is given by [22] j(t)= q×n dot ×N QD ×P w→d (3) where q is the charge of the electron, n dot is the number of electrons per dot, N QD is the density of quantum dots, and P w→d is the tunneling rate of carriers from the channel (quantum well) to the quantum dots. The tunneling transition rate of electrons from the quantum well channel to the quantum dots (floating gate) can be expressed in the transfer Hamiltonian form [23] and [24] P w→d = 4π
where ψ w and ψ d are the wave functions for the quantum well and quantum dot. f w and f d are the Fermi functions for the occupation probability of states in the well and dot, respectively. The total Hamiltonian, H , is given by The amount of the charges transferred to the quantum dots depends on the tunneling probability of the wavefunctions of the inversion channel (ψ w ) and the quantum dots (ψ d ). The stored charges in the quantum dots can be calculated by using the electrons tunneling rate from the channel to the dots. The electron distribution in an inversion channel/quantum well can be calculated by solving the 1-D Schrödinger's and the Poisson's equations self-consistently [25] 
where φ is the electrostatic potential, ε is the permittivity of Si, q is the charge of the electron, n Q M is the electron gas in the inversion channel, n and p are the 3-D electron and hole concentrations, N + D and N − A are the ionized donor and acceptor concentrations,h is the reduced Planck constant or the Dirac constant, m * is the effective mass of the electron, E n and w define the bound states which can be determined by Schrödinger equation, and V is determined by the band offsets at the interfaces in combination with the electrostatic potential.
Figs. 13 and 14 show the quantum simulation of electron wavefunctions for a field-effect transistor (FET) as the gate voltage is changed from 0.7 to 0.75 V. The simulation para-meters are listed in Table III . The barrier height is taken to be φ b = −1.0 eV (metal-semiconductor barrier height). Fig. 15 shows the effect of floating gate quantum dot thickness cladding on tunneling time normalized to 10 Å cladding. As can be seen the tunneling time is increased five orders of magnitude. This means that the retention of charge is enhanced significantly as we increase the cladding thickness for a 20 Å tunnel oxide.
VI. CONCLUSION
We have demonstrated threshold voltage shifts ranging from 0.75 to 1.25 V in long channel QDNVM devices using stress pulses with a magnitude of 10 V for 1 μs-1 ms, respectively. Unlike the silicon nanocrystal memory devices reported in the literature, the SiO x -Si QDs assembled as floating gate are individually cladded with a thickness of ∼ 1 nm and having an average silicon core diameter of 4 nm. This has resulted in improved retention time and faster programming in longchannel memory devices (W/L = 5/10μm) with hot channel electron injection. We are currently investigating the erasing and endurance characteristics of QDNVM devices. SiOx-Si QDNVM devices are expected to have good endurance as observed in nanocrystal memories when a direct tunneling mechanism is used to program and erase the cell. Endurance characteristics can be further improved by optimizing control dielectric to reduce charge trapping. Effect of floating gate quantum dot thickness cladding on tunneling time (normalized to 10 Å cladding) has shown an increase by five orders of magnitude. This will result in improved endurance characteristics.
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